Embedded Core Test Plug-n-Play: Is It Achievable?
نویسنده
چکیده
The testing of embedded cores (or Virtual Components [VCs], as the VSI Alliance calls them) in an environment where the system-chip is composed of multiple cores from different authors, requires that the chosen test strategy and methodology allow for the identification of the failing core (VC), as well as determining that the manufactured chip is of sufficient quality to ship to a customer. This imposes several unique requirements:
منابع مشابه
A structured and scalable mechanism for test access to embedded reusable cores
The main objective of core-based IC design is improvement of design efficiency and time-to-market. In order to prevent test development from becoming the bottleneck in the entire development trajectory, reuse of pre-computed tests for the reusable pre-designed cores is mandatory. The core user is responsible for translating the test at core level into a test at chip level. A standardized test a...
متن کاملOn using IEEE P1500 SECT for test plug-n-play
System chips are increasingly designed by embedding reusable cores. A core-based test strategy for such ICs is often attractive and sometimes even mandatory. IEEE P1500 SECT is a standard under development that standardizes a Core Test Language and a Core Wrapper, in order to facilitate plug-n-play core testing. In this paper, we describe how one standard supports both easy integration and inte...
متن کاملSystem - Chip Test Strategies
A major challenge in realizing core-based system-chips is the adoption of adequate test and diagnosis strategies. this paper focuses on the current industrial practices in test strategies for system-chips. It discusses the challenges in testing embedded cores, the testing requirements for individual cores, and their test access mechanisms. It also covers the integrated test strategies for syste...
متن کاملSpecman Based Verification Methodology for Embedded Memories
Embedded memories have become integral part of any system on chip (SOC) occupying about 60% of the chip area in most cases. Memories which often are delivered as Intellectual Property (IP), if defective can affect the time-to-market of a chip because of the amount of time spent in debugging or even worse may result in a re-spin. Hence it is of utmost importance to ensure that the memory is bug ...
متن کاملCTL the language for describing core-based test
As part of an industry wide effort IEEE is in the process of standardizing the elements of test technology such that plug & play can be achieved when testing SoC designs. This standard under development is a language namely, Core Test Language (CTL), which is introduced in this paper. CTL describes all necessary information for test pattern reuse and the needs of test during system integration....
متن کامل